



### PRODUCT SPECIFICATION

- □ Tentative Specification
- □ Preliminary Specification
- Approval Specification

# MODEL NO.: V390HK1 **SUFFIX: LS5**

Rev. C9

Customer:	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your corsignature and comments.	nfirmation with your

Approved By	Checked By	Prepared By		
Chao-Chun Chung	Roger Huang	WJ Chang		





### **CONTENTS**

Version 3.0	2 Da	ate: 23 Feb. 2012
	e = 60Hz	
	= 50Hz	
	CATIONS (Ta = 25 ± 2 °C)	
6. INTERFACE TIMING		28
5.6 COLOR DATA INPUT ASSIGNME	NT	27
	E	
5.2 BACKLIGHT UNIT		22
5.1 TFT LCD MODULE		
4.1 TFT LCD MODULE		16
4. BLOCK DIAGRAM OF INTERFACE		16
3.2.3 CONVERTER INTERFACE	CHARACTERISTICS	14
	RISTICS (Ta = 25 ± 2 °C)	
	TERISTICS (Ta = 25 ± 2 °C)	
3.1 TFT LCD MODULE (Ta = $25 \pm 2$	2 °C)	9
3. ELECTRICAL CHARACTERISTICS	2 °C)	9
2.3.2 BACKLIGHT CONVERTER	UNIT	8
2.3.1 TFT LCD MODULE		8
2.3 ELECTRICAL ABSOLUTE RATING	GS	
2.2 PACKAGE STORAGE		8
2.1 ABSOLUTE RATINGS OF ENVIRO	ONMENT	7
2. ABSOLUTE MAXIMUM RATINGS		7
1.5 MECHANICAL SPECIFICATIONS		6
4 OFNEDAL DECODIDION		_

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





6.2.1 POWER ON/OFF SEQUENCE(Ta = 25 ± 2 °C)	33
6.2.1 (2D/3D MODE CHANGE SIGNAL SEQUENCE WITHOUT VCC TURN OFF AND TURN ON)	34
7. OPTICAL CHARACTERISTICS	35
7.1 TEST CONDITIONS	35
7.2 OPTICAL SPECIFICATIONS	36
8. PRECAUTIONS	
8.1 ASSEMBLY AND HANDLING PRECAUTIONS	41
8.2 SAFETY PRECAUTIONS	41
9. DEFINITION OF LABELS	42
9.1 CMI MODULE LABEL	
10. PACKAGING	43
10.1 PACKAGING SPECIFICATIONS	43
10.2 PACKAGING METHOD	43
11. MECHANICAL CHARACTERISTIC	45





### **REVISION HISTORY**

	ln (	D //: :	o	
Version	Date	Page(New)	Section	Description
	Nov. 21, 2011	All	All	Approval specification was first issued.
Ver. 2.1	Jan. 19, 2012	5	1.2	Fast response time: 8ms -> 8.5ms.
			1.4	Backlight Power consumption : 38.4W -> 48.5W, Total Power consumption : 50.01W -> 60.14W.
		12	3.2.1	Modify "LED LIGHT BAR CHARACTERISTICS".
		12	3.2.2	Modify "CONVERTER CHARACTERISTICS".
		13	3.2.2	Modify the Note(2) average LED current from 159 to 153.7 mA. Renew the diagram of Note(6).
		14	3.2.3	Add External PWM Frequency.
		19	5.1	Modify Note (4) change $V_{IL}$ =0~0.8 V, $V_{IH}$ =2.0~3.3 V to be $V_{IL}$ = 0~0.7 V, $V_{IH}$ =2.7~3.3 V. Note (5) Local dimming enable selection: H=Connect to +3.3V or Open.
		28	6.1	Modify Setup & Hold Time to be Receiver Skew Margin T <sub>RSKM</sub> min.= -400 / Max.= 400 ps.
		32	6.1.2	Renew Note(5) and its diagram. Modify the frequency of Note(6).
		35	7.1	Modify LED Current IL from 150 to 145±4 mA.
		36	7.2	Modify "OPTICAL SPECIFICATIONS".
		48	A.1	Modify the Command data, Preamble data, I2C data.
Ver. 3.0	Feb. 23, 2012	6	1.5	Rear material change from AL to SECC, and modify the weight.
		45~47	11	Update ME Drawing.

Date: 23 Feb. 2012





### PRODUCT SPECIFICATION

#### 1. GENERAL DESCRIPTION

#### 1.1 OVERVIEW

V390HK1-LS5 is a 39" TFT Liquid Crystal Display module with LED Backlight unit and 2ch-LVDS interface. This module supports 1920 x 1080 Full HDTV format and can display 16.7M colors (8-bit). The converter module for backlight is built-in.

#### 1.2 FEATURES

- High brightness (350 nits)
- High contrast ratio (5000:1)
- Fast response time (Gray to gray average 8.5 ms)
- High color saturation (NTSC 68%)
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- LVDS (Low Voltage Differential Signaling) interface
- Ultra wide viewing angle : Super MVA technology
- Viewing Angle : 176(H)/176(V) (CR ≥ 20) VA Technology
- RoHs compliance

#### 1.3 APPLICATION

- Standard Living Room TVs
- Public Display Application
- Home Theater Application
- MFM Application

Version 3.0

#### 1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	853.92 (H) x480.33 (V)	mm	(4)
Bezel Opening Area	858.92 (H) x485.33 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch(Sub Pixel)	0.14825 (H) x 0.44475 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Power consumption	(60.14W (LVDS input Power 11.64W + LED Backlight Power 48.5W))	Watt	(2)
Display Colors	16.7M	color	-
Display Operation Mode	Transmissive mode / Normally Black	-	-
Surface Treatment	Anti-Glare coating (Haze 3.5%) Hard Coating (3H)	-	(3)

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) Please refer sec 3.1 and 3.2 for more information of Power consumption

Note (3) The spec. of the surface treatment is temporarily for this phase. CMI reserves the rights to change this feature.





#### 1.5 MECHANICAL SPECIFICATIONS

ltem		Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	877.72	878.72	879.72	mm	(1)
Module Size	Vertical (V)	509.23	510.23	511.23	mm	(1)
Wodule Size	Depth (D)	15.2	16.2	17.2	mm	(2)
	Depth (D)	26	27	28	mm	(3)
Weight		7270	7570	7870	g	-

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth is between bezel to T-CON cover.

Note (3) Module Depth is between bezel to Converter cover.





### PRODUCT SPECIFICATION


#### 2. ABSOLUTE MAXIMUM RATINGS


#### 2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	llue	Unit	Note	
item	Symbol	Min.	Max.	Oill		
Storage Temperature	TST	-20	+60	ပ္	(1)	
Operating Ambient Temperature	TOP	0	50	ပ္	(1), (2)	
Shock (Non-Operating)	SNOP	-	50	G	(3), (5)	
Vibration (Non-Operating)	VNOP	-	1.0	G	(4), (5)	

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta  $\leq$  40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for  $\pm X$ ,  $\pm Y$ ,  $\pm Z$ .
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.









#### 2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to store the module with temperature from 0 to 35  $^{\circ}$ C at normal humidity without condensation.
- (b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

#### 2.3 ELECTRICAL ABSOLUTE RATINGS

#### 2.3.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note
item	Symbol	Min.	Max.	Offic	Note
Power Supply Voltage	VCC	-0.3	13.5	V	(1)
Logic Input Voltage	VIN	-0.3	3.6	V	(1)

#### 2.3.2 BACKLIGHT CONVERTER UNIT

Item	Symbol	Value		Unit	Note	
item	Symbol N		Max.	Offic	Note	
Light Bar Voltage	VW	-	60	VRMS	3D Mode	
Converter Input Voltage	VBL	0	30	V	(1)	
Control Signal Level	_	-0.3	7	V	(1), (3)	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Functional operation should be restricted to the conditions described under normal operating conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals include On/Off Control and External PWM Control.





## PRODUCT SPECIFICATION

#### 3. ELECTRICAL CHARACTERISTICS

#### 3.1 TFT LCD MODULE $(Ta = 25 \pm 2 \, ^{\circ}C)$


Parameter		Symbol	Value			- Unit	Note
Para	ameter	Symbol	Min.	Тур.	Max.	- Onit	Note
Power Su	pply Voltage	V <sub>CC</sub>	10.8	12	13.2	V	(1)
Rush	Current	I <sub>RUSH</sub>	-	-	2.6	Α	(2)
	White Pattern	-		7.8	9.36	W_	
Power Consumption	Black Pattern	-		7.2	8.64	W	
	Horizontal Stripe	-		11.64	13.68	W	(2)
<b>D</b>	White Pattern	-	-	0.65	0.78	Α	(3)
Power Supply	Black Pattern	-	-	0.6	0.72	Α	
Current	Horizontal Stripe	-	-	0.97	1.14	А	
	Differential Input High Threshold Voltage	$V_{LVTH}$	+100		-	mV	
LVDS interface	Differential Input Low Threshold Voltage	$V_{\text{LVTL}}$	(2)	-	-100	mV	(4)
	Common Input Voltage	$V_{CM}$	1.0	1.2	1.4	V	
	Differential input voltage	V <sub>ID</sub>	200	-	600	mV	
	Terminating Resistor	R <sub>T</sub>	-	100	-	ohm	
CMOS	Input High Threshold Voltage	V <sub>IH</sub>	2.7	-	3.3	V	
interface	Input Low Threshold Voltage	V <sub>IL</sub>	0	-	0.7	V	

Note (1) The module should be always operated within the above ranges.


Note (2) Measurement Conditions:








### Vcc rising time is 470us






## PRODUCT SPECIFICATION

Note (3) The specified power consumption and power supply current is under the conditions at Vcc = 12 V, Ta = 25 ± 2 °C, f<sub>v</sub> = 120 Hz, whereas a power dissipation check pattern below is displayed.







### PRODUCT SPECIFICATION

#### 3.2 BACKLIGHT CONVERTER UNIT

#### **3.2.1 LED LIGHT BAR CHARACTERISTICS** (Ta = $25 \pm 2$ °C)

The backlight unit contains 1 pcs light bar.

Parameter	Cymbol		Value	Unit	Note		
Farameter	Symbol	Min.	Тур.	Max.	Offic	note	
Total Current (1 String)	If	136.3	145.0	153.7	mA		
On a Christa Commant	I <sub>L(2D)</sub>	136.3	145.0	153.7	mA		
One String Current	I <sub>L(3D)</sub>	423	450.0	477	mApeak	3D ENA=ON	
One String Voltage	$V_W$	-	-	39.6	V <sub>DC</sub>	I <sub>L</sub> =145mA	
One String Voltage Variation	$\triangle V_W$	1	-	1.5	V		
Life time	-	30,000	-	-	Hrs	(1)	

Note (1) The lifetime is defined as the time which luminance of the LED decays to 50% compared to the initial value, Operating condition: Continuous operating at Ta = 25±2℃, IL =145mA

### 3.2.2 CONVERTER CHARACTERISTICS (Ta = 25 ± 2 °C)

Darameter	Cymhol	C	Value	l lm:4	Nete	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
Power Consumption	P <sub>BL(2D)</sub>		48.5	55	W	(1), (2) IL = 145 mA
Fower Consumption	P <sub>BL(3D)</sub>	<del>-</del>	36.72	42.23	W	(1), (2) IL=450mA.
Converter Input Voltage	VBL	22.8	24.0	25.2	VDC	
Convertor Input Current	I <sub>BL(2D)</sub>	-	2.017	2.32	Α	Non Dimming
Converter Input Current	I <sub>BL(3D)</sub>	-	1.53	1.76	Α	
	I <sub>R(2D)</sub>	-	2.3	2.65	Apeak	V <sub>BL</sub> =22.8V,(IL=typ.) (3), (6)
Input Inrush Current	I <sub>R(3D)</sub>	-	2.86	3.29	Apeak	V <sub>BL</sub> =22.8V,(IL=450mA) (3), (6)
Dimming Frequency	FB	170	180	190	Hz	(5)
Minimum Duty Ratio	DMIN	5	10	-	%	(4), (5)


Note (1) The power supply capacity should be higher than the total converter power consumption PBL. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when converter dimming.






### PRODUCT SPECIFICATION

- Note (2) The measurement condition of Max. value is based on 39" backlight unit under input voltage 24V, average LED current 153.7 mA at 2D Mode (LED current 477 mA<sub>peak</sub> at 3D Mode) and lighting 1 hour later.
- Note (3) For input inrush current measure, the VBL rising time from 10% to 90% is about 30ms.
- Note (4) 5% minimum duty ratio is only valid for electrical operation.
- Note (5) FB and DMIN are available only at 2D Mode.
- Note (6) Below diagram is only for power supply design reference.









#### 3.2.3 CONVERTER INTERFACE CHARACTERISTICS

Parameter		Symbol Test		Value			Unit	Note	
		Symbol	Condition	Min.	Тур.	Max.	Offic	Note	
On/Off Control Voltage	ON	VBLON	_	2.0	_	5.0	V		
On/Off Control Voltage	OFF	VBLOIN	_	0	_	0.8	V		
External PWM Control	н	VEPWM	_	2.0	_	5.25	V	Duty on	
Voltage	LO	VEPVVIVI	_	0	_	0.8	V	Duty off (5), (6)	
External PWM Frequence	у	F <sub>EPWM</sub>	_	150	160	170	Hz	Normal mode	
Error Signal		ERR	ı			_		Abnormal: Open collector Normal: GND (4)	
VBL Rising Time		Tr1		30		1 –	ms	10%-90%V <sub>BL</sub>	
Control Signal Rising Time		Tr		1	1	100	ms		
Control Signal Falling Ti	Control Signal Falling Time					100	ms		
PWM Signal Rising Time		TPWMR	1	4		50	us	(6)	
PWM Signal Falling Tim	е	TPWMF	1	1	-	50	us	(0)	
Input Impedance		Rin		1	-	_	МΩ	EPWM, BLON	
PWM Delay Time		TPWM		100	1		ms	(6)	
BLON Delay Time		T <sub>on</sub>	-	300			ms		
		T <sub>on1</sub>		300	_	_	ms		
BLON Off Time		Toff	_	300	_	_	ms		

Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the external PWM signal during backlight turn on period.

Note (2) The power sequence and control signal timing are shown in the Fig.1. For a certain reason, the converter has a possibility to be damaged with wrong power sequence and control signal timing.

Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:

Turn ON sequence: VBL → PWM signal → BLON

Turn OFF sequence: BLOFF  $\rightarrow$  PWM signal  $\rightarrow$  VBL

Note (4) When converter protective function is triggered, ERR will output open collector status.

Note (5) The EPWM interface that inserts a pull up resistor to 5V in Max Duty (100%), please refers to Fig.2.

Note (6) EPWM is available only at 2D Mode.









Fig. 1








### 4. BLOCK DIAGRAM OF INTERFACE

#### 4.1 TFT LCD MODULE







#### 5. INTERFACE PIN CONNECTION

#### **5.1 TFT LCD MODULE**

CNF1 Connector Pin Assignment: (WF23-400-513C-FCN or equivalent)

Pin	Name	Description	Note	
1	N.C.	No Connection	(1)	
2	SCL	I2C Serial Clock (for 3D format selection function)	(11)	
3	SDA	I2C Serial Data (for 3D format selection function)	(11)	
4	N.C.	No Connection	(1)	
5	L/R_O	Output signal for Left Right Glasses control	(10)	
3	N.C.	No Connection	(1)	
7	SELLVDS	Input signal for LVDS Data Format Selection	(2)(7)	
8	N.C.	No Connection		
9	N.C.	No Connection	(1)	
10	N.C.	No Connection		
11	GND	Ground		
12	ORX0-	Odd pixel Negative LVDS differential data input. Channel 0		
13	ORX0+	Odd pixel Positive LVDS differential data input. Channel 0		
14	ORX1-	Odd pixel Negative LVDS differential data input. Channel 1	(0)	
15	ORX1+	Odd pixel Positive LVDS differential data input. Channel 1	(9)	
16	ORX2-	Odd pixel Negative LVDS differential data input. Channel 2		
17	ORX2+	Odd pixel Positive LVDS differential data input. Channel 2		
18	GND	Ground		
19	OCLK-	Odd pixel Negative LVDS differential clock input	(0)	
20	OCLK+	Odd pixel Positive LVDS differential clock input	(9)	
21	GND	Ground		
22	ORX3-	Odd pixel Negative LVDS differential data input. Channel 3	(0)	
23	ORX3+	Odd pixel Positive LVDS differential data input. Channel 3	(9)	
24	N.C.	No Connection	(4)	
25	N.C.	No Connection	(1)	
26	2D/3D	Input signal for 2D/3D Mode Selection	(3)(6)(8)	
27	L/R	Input signal for Left Right eye frame synchronous(Frame sequence mode)	(4)(8)	
28	ERX0-	Even pixel Negative LVDS differential data input. Channel 0	(9)	





29	ERX0+	Even pixel Positive LVDS differential data input. Channel 0	
30	ERX1-	Even pixel Negative LVDS differential data input. Channel 1	
31	ERX1+	Even pixel Positive LVDS differential data input. Channel 1	
32	ERX2-	Even pixel Negative LVDS differential data input. Channel 2	
33	ERX2+	Even pixel Positive LVDS differential data input. Channel 2	
34	GND	Ground	
35	ECLK-	Even pixel Negative LVDS differential clock input.	(0)
36	ECLK+	Even pixel Positive LVDS differential clock input.	(9)
37	GND	Ground	
38	ERX3-	Even pixel Negative LVDS differential data input. Channel 3	(0)
39	ERX3+	Even pixel Positive LVDS differential data input. Channel 3	(9)
40	N.C.	No Connection	(4)
41	N.C.	No Connection	(1)
42	LD_EN	Input signal for Local Dimming Enable	(5)(8)
43	SCN_EN	Input signal for Scanning Enable	(6)(8)
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	N.C.	No Connection	(1)
48	vcc	+12V power supply	
49	vcc	+12V power supply	
50	vcc	+12V power supply	
51	VCC	+12V power supply	



### PRODUCT SPECIFICATION

CN1 Connector Pin Assignment (LM123S-010-H-TF1-3 (UNE) or equivalent)

1	N.C.	No Connection	
2	N.C.	No Connection	(1)
3	N.C.	No Connection	
4	GND	Ground	
5	N.C.	No Connection	(1)
6	L/R_O	Output signal for Left Right Glasses control	(10)
7	N.C.	No Connection	
8	N.C.	No Connection	(1)
9	N.C.	No Connection	(1)
10	N.C.	No Connection	

Note (1) Reserved for internal use. Please leave it open.

Note (2) LVDS format selection.

L= Connect to GND, H=Connect to +3.3V or Open

SELLVDS	Note
L	JEIDA Format
H or Open	VESA Format

Note (3) 2D/3D mode selection.

L= Connect to GND or Open, H=Connect to +3.3V

2D/3D	Note
L or Open	2D Mode
Н	3D Mode

Note (4) Input signal for Left Right eye frame synchronous

 $V_{IL}$ =0~0.7 V,  $V_{IH}$ =2.7~3.3 V

L/R	Note
L	Right synchronous signal
Н	Left synchronous signal

Note (5) Local dimming enable selection.

L= Connect to GND, H=Connect to +3.3V or Open

LD_EN	Note
L	Local Dimming Disable
Н	Local Dimming Enable





### PRODUCT SPECIFICATION


Note (6) Scanning enable selection.

L= Connect to GND or Open, H=Connect to +3.3V

SCN_EN	Note
L or Open	Scanning Disable
Н	Scanning Enable

Note (7) SELLVDS signal pin connected to the LCM side has the following diagram.


R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)



System side R1 < 1K

Note (8) 2D/3D, L/R, LD\_EN and SCN\_EN signal pin connected to the LCM side has the following diagram.

R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)



System side: R1 < 1K

Note (9) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.

Note (10) The definition of L/R\_O signal as follows

L= 0V, H= +3.3V


L/R_O	Note
L	Right glass turn on
Н	Left glass turn on





Note (11) Please reference Appendix A

Note (12)Currently, we only support line alternative format (1<sup>st</sup> line is left signal), show as the attached block diagram. In the future, we will support other format.



Line alternative format





#### **5.2 BACKLIGHT UNIT**

The pin configuration for the housing and the leader wire is shown in the table below.

CN2: 196388-12041-3 (P-TWO)

Pin №	Symbol	Feature
1	VLED+	
2	VLED+	Positive of LED String
3	VLED+	
4	NC	
5	VLED-	
6	VLED-	
7	VLED-	
8	VLED-	Negative of LED String
9	VLED-	
10	VLED-	
11	VLED-	
12	VLED-	

#### **5.3 CONVERTER UNIT**

CN1(Header): CI0114M1HRO-LA (CviLux)

Pin №	Symbol	Feature					
1							
2							
3	VBL	+24V					
4							
5							
6							
7							
8	GND	GND					
9							
10							
11	ERR	Normal (GND) Abnormal (Open collector)					
12	BLON	BL ON/OFF					
13	NC	NC					
14	E_PWM	External PWM Control					

Notice:

1. If Pin14 is open, E\_PWM is 100% duty.






CN3(Header): 196388-12041-3 (P-TWO)

Pin №	Symbol	Feature
1	VLED-	
2	VLED-	
3	VLED-	
4	VLED-	Negative of LED String
5	VLED-	Negative of LED String
6	VLED-	
7	VLED-	
8	VLED-	
9	NC	NC
10	VLED+	
11	VLED+	Positive of LED String
12	VLED+	





#### **5.4 BLOCK DIAGRAM OF INTERFACE**







ER0~ER7: Even pixel R data
EG0~EG7: Even pixel G data
EB0~EB7: Even pixel B data
OR0~OR7: Odd pixel R data
OG0~OG7: Odd pixel G data
OB0~OB7: Odd pixel B data
DE: Data enable signal
DCLK: Data clock signal

Notes (1) The system must have the transmitter to drive the module.

Notes (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.

**(P)** 




### PRODUCT SPECIFICATION

#### **5.5 LVDS INTERFACE**


JEIDA Format : SELLVDS = L

VESA Format : SELLVDS = H or Open

VESA LVDS format



JEDIA LVDS format



The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited



#### **5.6 COLOR DATA INPUT ASSIGNMENT**

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

												Da		Sigr											
	Color				Re									reer							Blι				
	T= .	R7	R6	R5	R4	R3	R2	R1	R0	G7			G4			G1	G0	B7	В6	B5	B4	В3	B2		B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	1	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:		:	:		:	:	:	:	:	:	:	:
Red	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reu	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:			1:	$\cdot$	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:				:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
Green	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	: 4		:	·	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Scale Of	:	:	:	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
Diue	Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage





#### 6. INTERFACE TIMING

#### 6.1 INPUT SIGNAL TIMING SPECIFICATIONS (Ta = $25 \pm 2$ °C)

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
LVDS Receiver Clock	Frequency	F <sub>clkin</sub> (=1/TC)	60	74.25	77	MHz	
	Input cycle to cycle jitter	T <sub>rcl</sub>	-	-	200	ps	(3)
	Spread spectrum modulation range	Fclkin_mo	F <sub>clkin</sub> -2%	ı	F <sub>clkin</sub> +2%	MHz	(4)
	Spread spectrum modulation frequency	F <sub>SSM</sub>	-	-	200	KHz	(4)
LVDS Receiver Data	Receiver Skew Margin	T <sub>RSKM</sub>	-400	-	400	ps	(5)

#### 6.1.1 Timing spec for Frame Rate = 50Hz

Thining specific reduce – corre										
Signal	Item		Symbol	Min.	Тур.	Max.	Unit	Note		
Fuerra vete	2D	mode	F <sub>r5</sub>	47	50	53	Hz			
Frame rate	3D	mode	F <sub>r5</sub>	50	50	50	Hz	(7)		
		Total	Tv	1115	1125	1380	Th	Tv=Tvd+Tv b		
	2D Mode	Display	Tvd	1080	1080	1080	Th	_		
Vertical Active		Blank	Tvb	35	45	300	Th	_		
Display Term	3D Mdoe	Total	Tv		1350		Th			
		Display	Tvd		1080	Th	(6), (8)			
		Blank	Tvb		270		Th			
		Total	Th	1050	1100	1150	Tc	Th=Thd+T hb		
	2D Mode	Display	Thd	960	960	960	Тс	_		
Horizontal Active		Blank	Thb	90 140		190	Тс	_		
Display Term		Total	Th	1050	1100	1150	Тс	Th=Thd+T hb		
	3D Mdoe	Display	Thd	960	960	960	Тс	_		
		Blank	Thb	90	140	190	Тс	_		





## PRODUCT SPECIFICATION

### 6.1.2 Timing spec for Frame Rate = 60Hz

Signal		ltem	Symbol	Min.	Тур.	Max.	Unit	Note
Frame rate	2D	mode	F <sub>r6</sub>	57	60	62.5	Hz	
Frame rate	3D	mode	F <sub>r6</sub>	60	60	60	Hz	(7)
		Total	Tv	1115	1125	1380	Th	Tv=Tvd+Tvb
	2D Mode	Display	Tvd	1080	1080	1080	Th	_
Vertical Active		Blank	Tvb	35	45	300	Th	_
Display Term	3D Mdoe	Total	Tv 1125				Th	
		Display	Tvd		1080	Th	(6), (8)	
		Blank	Tvb		45		Th	
		Total	Th	1050	1100	1150	Тс	Th=Thd+Thb
	2D Mode	Display	Thd	960	960	960	Тс	_
Horizontal Active		Blank	Thb	90	140	190	Тс	_
Display Term		Total	Th	1050	1100	1150	Тс	Th=Thd+Thb
	3D Mdoe	Mdoe Display		960	960	960	Тс	_
		Blank	Thb	90	140	190	Тс	_


Note Please make sure the range of pixel clock has follow the below equation:

$$\begin{aligned} & \text{Fclkin(max)} \ge \text{Fr}_6 \times \text{Tv} \times \text{Th} \\ & \text{Fr}_5 \times \text{Tv} \times \text{Th} \ge \text{Fclkin(min)} \end{aligned}$$





### INPUT SIGNAL TIMING DIAGRAM



VBP max : 150 line


Suggest VBP = VFP =  $\frac{1}{2}$  \* (Vtotal - Vdisplay)







## PRODUCT SPECIFICATION

### **DE** timing





Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl =  $IT_1 - TI$ 









### PRODUCT SPECIFICATION

Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (5) LVDS receiver skew margin is defined and shown as below.

#### LVDS RECEIVER INTERFACE TIMING DIAGRAM



- Note (6) Please fix the Vertical timing (Vertical Total =1350 / Display =1080 / Blank = 270) in 50Hz 3D mode and Vertical timing (Vertical Total =1125 / Display =1080 / Blank = 45) in 60Hz 3D mode
- Note (7) In 3D mode, the set up Fr5 and Fr6 in Typ. ±3 HZ .In order to ensure that the electric function performance to avoid no display symptom.(Except picture quality symptom.)
- Note (8) In 3D mode, the set up Tv and Tvb in Typ. ±30.In order to ensure that the electric function performance to avoid no display symptom.(Except picture quality symptom.)




### PRODUCT SPECIFICATION

#### **6.2 POWER ON/OFF SEQUENCE**

#### **6.2.1 POWER ON/OFF SEQUENCE**(Ta = $25 \pm 2$ °C)

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.




**Power ON/OFF Sequence** 





#### 6.2.1 (2D/3D MODE CHANGE SIGNAL SEQUENCE WITHOUT VCC TURN OFF AND TURN ON)



- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the LED voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T2<0, that maybe cause electrical overstress failure.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.
- Note (6) When 2D/3D mode is changed, TCON will insert black pattern internally. During black insertion, TCON would load required optical table and TCON parameter setting. The black insertion time should be longer than 650ms because TCON must recognize 2D or 3D format and set the correct parameter.

Note (7) 2D/3D switching time should be larger than 500ms.




#### 7. OPTICAL CHARACTERISTICS

Global LCD Panel Exchange Center

#### 7.1 TEST CONDITIONS

Item	Symbol	Value	Unit		
Ambient Temperature	Та	25±2	°C		
Ambient Humidity	На	50±10	%RH		
Supply Voltage	VCC	12	V		
Input Signal	According to typical v	alue in "3. ELECTRICAL (	CHARACTERISTICS"		
LED Current	IL	145±4	mA		
Vertical Frame Rate	Fr	120	Hz		

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.







#### 7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.


Iter	Item Symbol		Condition	Min.	Тур.	Max.	Unit	Note		
Contrast Ratio		CR			3500	5000		-	(2)	
Response Time (VA)		Gray to gray				8.5		ms	(3)	
Center Luminance of White			2D		280	350		cd/m <sup>2</sup>	(4)	
		L <sub>C</sub>	3D			55		cd/m <sup>2</sup>	(8)	
White Va	ariation		δW				1.3	-	(6)	
			2D				4	%	(5)	
Cross	Talk	СТ	3D-W		-	4	-	%	(8)	
			3D-D		-	11	-	%	(8)	
	Red		Rx	θx=0°, θy =0°		0.640		-		
	rtcu	Ry		Viewing angle at normal direction		0.329		-		
	Green	Gx				0.300		-		
	Oreen		Gy		Тур.	0.587	Тур.	-	_	
Color	Blue	Вх			-0.03	0.148	+0.03	-		
Chromaticity	Dide		Ву			0.057		-		
	White	Wx				0.280		-		
	Wille		Wy			0.290		-		
	Correlated	color t	emperature		-	10000	-	K	-	
	Color Gamut		C.G.		-	68	-	%	NTSC	
	Horizontal		θ <b>x</b> +		80	88	-			
Viewing	Tionzontai		θ <b>x</b> -	CR≥20	80	88	-	Deg.	(1)	
Angle	Vertical		θу+	UI√∠ZU	80	88	-	Deg.		
	vertical		θу-		80	88	-			
	Transmission direction of the up polarizer		Фир	-	-	90	-	Deg.	(7)	



## PRODUCT SPECIFICATION

Note (1) Definition of Viewing Angle ( $\theta x$ ,  $\theta y$ ):

Viewing angles are measured by Autronic Conoscope Cono-80



Note (2) Definition of Contrast Ratio (CR):


The contrast ratio can be calculated by the following expression.

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).

Note (3) Definition of Gray-to-Gray Switching Time:



The driving signal means the signal of gray level gray level (0, 63, 127, 191, 255)..Gray to gray average. Gray to gray average time means the average switching time of gray level (0, 63, 127, 191, 255)..Gray to gray average

Version 3.0 Date: 23 Feb. 2012



# PRODUCT SPECIFICATION

Note (4) Definition of Luminance of White (LC):

Measure the luminance of gray level 255 at center point and 5 points


L<sub>C</sub> = L (5), where L (X) is corresponding to the luminance of the point X at the figure in Note (6).


Note (5) Definition of Cross Talk (CT):

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Y<sub>A</sub> = Luminance of measured location without gray level 255 pattern (cd/m<sup>2</sup>)

Y<sub>B</sub> = Luminance of measured location with gray level 255 pattern (cd/m²)






Note (6) Definition of White Variation ( $\delta W$ ):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$ 




Version 3.0 38 Date: 23 Feb. 2012




## PRODUCT SPECIFICATION

Note (7) This is a reference for designing the shutter glasses of 3D application. (VA) Definition of the transmission direction of the up polarizer:



The transmission axis of the front polarizer of the shutter glasses should be parallel to this panel transmission direction to get a maximum 3D mode luminance.



Version 3.0 39 Date: 23 Feb. 2012







Note (8) Definition of the 3D mode performance (measured under 3D mode, use CMI's shutter glass):

a. Test pattern

Left eye image and right eye image are displayed alternated



b. Measurement setup



Shutter glasses are well controlled under suitable timing, and measure the luminance of the center point of the panel through the right eye glass. The transmittance of the glass should be larger than 40.0% under 3D mode operation. The luminance of the test pattern "WW", denoted L(WW); the luminance of the test pattern "WB", denoted L(WB); the luminance of the test pattern "BW", denoted L(BW); the luminance of the test pattern "BB", denoted "L(BB)

- c. Definition of the Center Luminance of White, Lc (3D): L(WW)
- d. Definition of the 3D mode white crosstalk, CT (3D-W) :  $CT(3D-W) \equiv \left| \frac{L(WB) L(BB)}{L(WW) L(BB)} \right|$
- e. Definition of the 3D mode dark crosstalk, CT (3D-D) :  $CT(3D-D) \equiv \left| \frac{L(WW) L(BW)}{L(WW) L(BB)} \right|$

Version 3.0 40 Date: 23 Feb. 2012





## PRODUCT SPECIFICATION

#### 8. PRECAUTIONS

#### 8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- Do not apply rough force such as bending or twisting to the module during assembly.
- It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
- [4] Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMIS LSI chips.
- Bezel of Set can not press or touch the panel surface. It will make light leakage or scrape.
- [6] Do not plug in or pull out the I/F connector while the module is in operation.
- Do not disassemble the module.
- [8] Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- [9] Moisture can easily penetrate into LCD module and may cause the damage during operation.
- [ 10 ] When storing modules as spares for a long time, the following precaution is necessary.
  - [ 10.1 ] Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35℃ at normal humidity without condensation.
  - [ 10.2 ] The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.
- [11] When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

#### **8.2 SAFETY PRECAUTIONS**

- [1] The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the converter. Do not disassemble the module or insert anything into the Backlight unit.
- [2] If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- [3] After the module's end of life, it is not harmful in case of normal operation and storage.

Version 3.0 Date: 23 Feb. 2012







### 9. DEFINITION OF LABELS

#### 9.1 CMI MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: V390HK1-LS5
- (b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1<sup>st</sup> to 31<sup>st</sup>, exclude I,O, and U.

- (b) Revision Code: Cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.

Version 3.0 42 Date: 23 Feb. 2012





## PRODUCT SPECIFICATION

#### 10. PACKAGING

#### **10.1 PACKAGING SPECIFICATIONS**

(1) 7 LCD TV modules / 1 Box

(2) Box dimensions : 954(L)x378(W)x602(H)mm

(3) Weight : Approx. 57Kg(7 modules per carton)

### **10.2 PACKAGING METHOD**

Figures 10-1 and 10-2 are the packing method





Figure 10-1 packing method





Sea / Land Transportation (40ft HQ / 40ft Container)



### Air Transportation





Figure 10-2 packing method

Version 3.0 44 Date: 23 Feb. 2012





### 11. MECHANICAL CHARACTERISTIC




Version 3.0 Date: 23 Feb. 2012

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited








Version 3.0 46 Date: 23 Feb. 2012

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited







Version 3.0 47 Date: 23 Feb. 2012

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





(0x00)

### **APPENDIX A**

#### LOCAL DIMMING DEMO FUCTION

#### A.1 I2C ADDRESS AND WRITE COMMAND

Device address : 0xe0 Register address: 0x65

Command data: 0x16 0x00 0x00 0x00 0x00 0x00: Local Dimming demo mode OFF (Note 1)

0x16 0x00 0x00 0x00 0x00 0x01 : Local Dimming demo mode ON (Demo in right half

screen) (Note 2)

Preamble data: 0x26 0x38

I2C data:

	Device Address		Preamble data				
START	11100000	ACK	00100110	ACK	00111000	ACK	
	(0xE0)		(0x26)		(0x38)		
						•	
	Register Address		Command Data		Command Data		

(0x16)

Command Data		Command Data		Command Data	
	ACK	00000000	ACK	00000000	ACK
		(0x00)		(0x00)	

#### **Command Data**

(0x65)

00000001	STOP
(0x01)	

Version 3.0 48 Date: 23 Feb. 2012




# PRODUCT SPECIFICATION



Note 1: Local Dimming demo OFF



Note 2: Local Dimming demo ON




#### **A.2 I2C TIMING**

Symbol	Parameter	Min.	Max.	Unit
t <sub>SU-STA</sub>	Start setup time	250	-	ns
t <sub>HD-STA</sub>	Start hold time	250	-	ns
t <sub>SU-DAT</sub>	Data setup time	80	-	ns
t <sub>HD-DAT</sub>	Data hold time	0	-	ns
t <sub>su-sto</sub>	Stop setup time	250	1	ns
t <sub>BUF</sub>	Time between Stop condition and next Start condition	500	-	ns

Version 3.0 Date: 23 Feb. 2012







Version 3.0 50 Date: 23 Feb. 2012